Energy Efficient Power Gated True Single Phase Clocked Flip Flop with Redundant Precharge Free Operation

Authors

  • S. G. Hiremath Professor & HoD, Department of Electronics and Communication Engineering, East West Institute of Technology, Bangalore, India
  • N. Roopa Student, Department of Electronics and Communication Engineering, East West Institute of Technology, Bangalore, India

Keywords:

header power, TSPC flip flop, optimization, novel energy

Abstract

The project represents the analysis of a novel energy gated true single phased clock (TSPC) flip flop. Optimizing the power is a major aspect in many applications. The concept of the project attributes to present D flip-flop circuit using header power gating technique which is significantly used for low power operation. The task of the analysis is to verify the energy loss of the data flip flop in the suspected functional design. This proposed design is implemented in Tanner EDA tool. The evaluation and simulation output shows a huge decrease in energy consumption for this proposed cell with power gating.

Downloads

Download data is not yet available.

Downloads

Published

19-07-2022

How to Cite

[1]
S. G. Hiremath and N. Roopa, “Energy Efficient Power Gated True Single Phase Clocked Flip Flop with Redundant Precharge Free Operation”, IJRESM, vol. 5, no. 7, pp. 57–60, Jul. 2022.

Issue

Section

Articles